


# M58LW032C

# 32 Mbit (2Mb x16, Uniform Block, Burst) 3V Supply Flash Memory

# **FEATURES SUMMARY**

- WIDE x16 DATA BUS for HIGH BANDWIDTH
- SUPPLY VOLTAGE
  - V<sub>DD</sub> = 2.7 to 3.6V core supply voltage for Program, Erase and Read operations
  - $-V_{DDO} = 1.8$  to  $V_{DD}$  for I/O Buffers
- SYNCHRONOUS/ASYNCHRONOUS READ
  - Synchronous Burst read
  - Asynchronous Random Read
  - Asynchronous Address Latch Controlled Read
  - Page Read
- ACCESS TIME
  - Synchronous Burst Read up to 56MHz
  - Asynchronous Page Mode Read 90/25ns, 110/25ns
  - Random Read 90ns, 110ns
- PROGRAMMING TIME
  - 16 Word Write Buffer
  - 12µs Word effective programming time
- 32 UNIFORM 64 KWord MEMORY BLOCKS
- ENHANCED SECURITY
  - Block Protection/ Unprotection
  - Smart Protection: irreversible block locking system
  - V<sub>PEN</sub> signal for Program Erase Enable
  - 128 bit Protection Register with 64 bit Unique Code in OTP area
- PROGRAM and ERASE SUSPEND
- COMMON FLASH INTERFACE
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- **ELECTRONIC SIGNATURE** 
  - Manufacturer Code: 0020h
  - Device Code M58LW032C: 8822h

Figure 1. Packages



April 2003 1/61

# M58LW032C

# **TABLE OF CONTENTS**

SUMMARY DESCRIPTION	6
Figure 2. Logic Diagram	7
Table 1. Signal Names	
Figure 3. TSOP56 Connections	
Figure 4. TBGA64 Connections (Top view through package)	
Figure 5. Block Addresses	
SIGNAL DESCRIPTIONS	11
Address Inputs (A1-A21)	11
Data Inputs/Outputs (DQ0-DQ15).	
Chip Enable (E).	
Output Enable (G).	
Write Enable (W)	
Reset/Power-Down (RP)	
Latch Enable (L)	
Clock (K)	11
Valid Data Ready (R)	
Status/(Ready/Busy) (STS)	12
Program/Erase Enable (VPEN)	12
V <sub>DD</sub> Supply Voltage	12
V <sub>DDQ</sub> Supply Voltage	12
V <sub>SS</sub> Ground	12
V <sub>SSQ</sub> Ground	12
BUS OPERATIONS	13
Address Latch	13
Bus Read	
Bus Write	
Output Disable	13
Power-Down	13
Standby	13
Table 2. Bus Operations	13
READ MODES	14
Asynchronous Read Modes	14
Asynchronous Latch Controlled Read	
Asynchronous Random Read	
Asynchronous Page Read	
Synchronous Read Modes	14
Synchronous Burst Read	
Single Synchronous Read	15

CONFIGURATION REGISTER	16
Read Select Bit (CR15)	16
X-Latency Bits (CR13-CR11)	16
Internal Clock Divider Bit (CR10)	16
Y-Latency Bit (CR9)	16
Valid Data Ready Bit (CR8)	16
Burst Type Bit (CR7)	16
Valid Clock Edge Bit (CR6)	16
Burst Length Bit (CR2-CR0)	16
Table 3. Configuration Register	
Table 4. Burst Type Definition	. 18
Figure 6. Burst Configuration X-1-1-1	
Figure 7. Burst Configuration X-2-2-2	. 19
COMMAND INTERFACE	20
Read Memory Array Command	20
Read Electronic Signature Command	
Read Query Command	
Read Status Register Command	
Clear Status Register Command	20
Block Erase Command	20
Word Program Command	20
Write to Buffer and Program Command	21
Program/Erase Suspend Command	21
Program/Erase Resume Command	21
Set Configuration Register Command	21
Block Protect Command	22
Blocks Unprotect Command	22
Protection Register Program Command	22
Configure STS Command	22
Table 5. Commands	. 23
Table 6. Configuration Codes	. 24
Table 7. Read Electronic Signature	. 24
Table 8. Read Protection Register	. 24
Figure 8. Protection Register Memory Map	
Table 9. Program, Erase Times and Program Erase Endurance Cycles	. 25
STATUS REGISTER	26
Program/Erase Controller Status Bit (SR7)	26
Erase Suspend Status Bit ( SR6)	26
Erase Status Bit (SR5)	26
Program Status Bit (SR4)	26
V <sub>PEN</sub> Status Bit (SR3)	27
Program Suspend Status Bit (SR2)	27
Block Protection Status Bit (SR1)	27



# M58LW032C

	Reserved (SR0)	. 27
	Table 10. Status Register Bits	28
MA	XIMUM RATING	. 29
	Table 11. Absolute Maximum Ratings	29
DC	and AC PARAMETERS	. 30
	Table 12. Operating and AC Measurement Conditions	30
	Figure 9. AC Measurement Input Output Waveform	30
	Figure 10. AC Measurement Load Circuit	30
	Table 13. Capacitance	
	Table 14. DC Characteristics	
	Figure 11. Asynchronous Bus Read AC Waveforms	
	Table 15. Asynchronous Bus Read AC Characteristics	
	Figure 12. Asynchronous Latch Controlled Bus Read AC Waveforms	
	Table 16. Asynchronous Latch Controlled Bus Read AC Characteristics	
	Figure 13. Asynchronous Page Read AC Waveforms	
	Table 17. Asynchronous Page Read AC Characteristics	
	Figure 14. Asynchronous Write AC Waveform, Write Enable Controlled	
	Figure 15. Asynchronous Latch Controlled Write AC Waveform, Write Enable Controlled	
	Table 18. Asynchronous Write and Latch Controlled Write AC Characteristics, Write En Controlled	
	Figure 16. Asynchronous Write AC Waveforms, Chip Enable Controlled	37
	Figure 17. Asynchronous Latch Controlled Write AC Waveforms, Chip Enable Controlled	
	Table 19. Asynchronous Write and Latch Controlled Write AC Characteristics, Chip En Controlled	
	Figure 18. Synchronous Burst Read AC Waveform	39
	Figure 19. Synchronous Burst Read - Continuous - Valid Data Ready Output	40
	Table 20. Synchronous Burst Read AC Characteristics	40
	Figure 20. Reset, Power-Down and Power-up AC Waveform	
	Table 21. Reset, Power-Down and Power-up AC Characteristics	41
PAC	CKAGE MECHANICAL	. 42
	Figure 21. TSOP56 - 56 lead Plastic Thin Small Outline, 14 x 20 mm, Package Outline	42
	Table 22. TSOP56 - 56 lead Plastic Thin Small Outline, 14 x 20 mm, Package Mechanical Data	42
	Figure 22. TBGA64 10x13mm - 8x8 ball array, 1mm pitch, Package Outline	43
	Table 23. TBGA64 10x13mm - 8x8 ball array, 1mm pitch, Package Mechanical Data	43
PA	RT NUMBERING	44
	Table 24. Ordering Information Scheme	44
APF	PENDIX A. BLOCK ADDRESS TABLE	45
	Table 25. Block Addresses	45
	PENDIX B. COMMON FLASH INTERFACE - CFI	46
	Table 26. Query Structure Overview	46

Table 27. CFI - Query Address and Data Output	46
Table 28. CFI - Device Voltage and Timing Specification	47
Table 29. Device Geometry Definition	47
Table 30. Block Status Register	48
Table 31. Extended Query information	49
APPENDIX C. FLOW CHARTS	50
Figure 23. Write to Buffer and Program Flowchart and Pseudo Code	50
Figure 24. Program Suspend & Resume Flowchart and Pseudo Code	51
Figure 25. Erase Flowchart and Pseudo Code	52
Figure 26. Erase Suspend & Resume Flowchart and Pseudo Code	53
Figure 27. Block Protect Flowchart and Pseudo Code	54
Figure 28. Blocks Unprotect Flowchart and Pseudo Code	55
Figure 29. Protection Register Program Flowchart and Pseudo Code	56
Figure 30. Command Interface and Program Erase Controller Flowchart (a)	57
Figure 31. Command Interface and Program Erase Controller Flowchart (b)	58
Figure 32. Command Interface and Program Erase Controller Flowchart (c)	59
REVISION HISTORY	60
Table 32. Document Revision History	60



#### SUMMARY DESCRIPTION

M58LW032C is a 32 Mbit (2Mb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7V to 3.6V) core supply. On power-up the memory defaults to Read mode with an asynchronous bus where it can be read in the same way as a non-burst Flash memory.

The memory is divided into 32 blocks of 1Mbit that can be erased independently so it is possible to preserve valid data while old data is erased. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a Program or Erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array; at power-up the device is configured for asynchronous read. In asynchronous mode an Address Latch input can be used to latch addresses in Latch Controlled mode. In synchronous burst mode, data is output on each clock cycle at frequencies of up to 56MHz.

The Write Buffer allows the microprocessor to program from 1 to 16 Words in parallel, both speeding up the programming and freeing up the microprocessor to perform other work. A Word Program command is available to program a single Word.

Erase can be suspended in order to perform either Read or Program in any other block and then resumed. Program can be suspended to Read data in any other block and then resumed. Each block can be programmed and erased over 100,000 cycles.

The M58LW032C has several security features to increase data protection.

- Block Protection, where each block can be individually protected against program or erase operations. All blocks are protected during power-up. The protection of the blocks is nonvolatile; after power-up the protection status of each block is restored to the state when power was last removed.
- Program Erase Enable input V<sub>PEN</sub>, program or erase operations are not possible when the Program Erase Enable input V<sub>PEN</sub> is low.
- Smart Protection, which allows protected blocks to be permanently locked. This feature is not described in the datasheet for security reasons. Please contact STMicroelectronics for further details.
- 128 bit Protection Register, divided into two 64 bit segments: the first contains a unique device number written by ST, the second is user programmable. The user programmable segment can be protected.


The Reset/Power-Down pin is used to apply a Hardware Reset to the memory and to set the device in power-down mode.

The device features an Auto Low Power mode. If the bus becomes inactive during Asynchronous Read operations, the device automatically enters Auto Low Power mode. In this mode the power consumption is reduced to the Auto Low Power supply current.

The STS signal is an open drain output that can be used to identify the Program/Erase Controller status. It can be configured in two modes: Ready/Busy mode where a static signal indicates the status of the P/E.C, and Status mode where a pulsing signal indicates the end of a Program or Block Erase operation. In Status mode it can be used as a system interrupt signal, useful for saving CPU time.

The memory is available in TSOP56 (14 x 20 mm) and TBGA64 (10 x 13mm, 1mm pitch) packages.

Figure 2. Logic Diagram




**Table 1. Signal Names** 

Table II Olgilai Hallice						
Address inputs						
Data Inputs/Outputs						
Chip Enable						
Output Enable						
Clock						
Latch Enable						
Valid Data Ready						
Status/(Ready/Busy)						
Reset/Power-Down						
Program/Erase Enable						
Write Enable						
Supply Voltage						
Input/Output Supply Voltage						
Ground						
Input/Output Ground						
Not Connected Internally						




Figure 3. TSOP56 Connections





	1	2	3	4	5	6	7	8
Α	• (A1)	( A6 )	( A8 )	(V <sub>PEN</sub> )	(A13)	(V <sub>DD</sub> )	(A18)	(NC)
В	(A2)	(V <sub>SS</sub> )	(A9)	$\left( \overline{\overline{E}} \right)$	(A14)	(NC)	(A19)	( R )
С	(A3)	(A7)	(A10)	(A12)	(A15)	(NC)	(A20)	(A21)
D	( A4 )	( A5 )	(A11)	$(\overline{RP})$	(NC)	(NC)	(A16)	(A17)
E	(DQ8)	(DQ1)	(DQ9)	(DQ3)	(DQ4)	(NC)	(DQ15)	(STS)
F	(K)	(DQ0)	(DQ10)	(DQ11)	(DQ12)	(NC)	(NC)	$\left(\overline{G}\right)$
G	(NC)	(NC)	(DQ2)	(V <sub>DDQ</sub> )	(DQ5)	(DQ6)	(DQ14)	$(\overline{\mathbb{W}})$
Н		(NC)	$V_{DD}$	(V <sub>SS</sub> )	(DQ13)	Vssq.	DQ7	(NC)

Figure 5. Block Addresses



Note: Also see Appendix A, Table 25 for a full listing of the Block Addresses.

## SIGNAL DESCRIPTIONS

See Figure 2, Logic Diagram and Table 11, Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A1-A21). The Address Inputs are used to select the cells to access in the memory array during Bus Read operations either to read or to program data to. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. Chip Enable and Latch Enable must be low when selecting the addresses.

The address inputs are latched on the rising edge of Chip Enable, Write Enable or Latch Enable, whichever occurs first in a Write operation. The address latch is transparent when Latch Enable is low, V<sub>IL</sub>. The address is internally latched in an Erase or Program operation.

Data Inputs/Outputs (DQ0-DQ15). The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation, or are used to input the data during a program operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine. When used to input data or Write commands they are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first.

When Chip Enable and Output Enable are both low,  $V_{IL}$ , the data bus outputs data from the memory array, the Electronic Signature, the Block Protection status, the CFI Information or the contents of the Status Register. The data bus is high impedance when the chip is deselected, Output Enable is high,  $V_{IH}$ , or the Reset/Power-Down signal is low,  $V_{IL}$ . When the Program/Erase Controller is active the Ready/Busy status is given on DQ7.

Chip Enable ( $\overline{\mathbf{E}}$ ). The Chip Enable,  $\overline{\mathbf{E}}$ , input activates the memory control logic, input buffers, decoders and sense amplifiers. Chip Enable,  $\overline{\mathbf{E}}$ , at  $V_{IH}$  deselects the memory and reduces the power consumption to the Standby level,  $I_{DD1}$ .

Output Enable  $(\overline{G})$ . The Output Enable,  $\overline{G}$ , gates the outputs through the data output buffers during a read operation. When Output Enable,  $\overline{G}$ , is at  $V_{IH}$  the outputs are high impedance. Output Enable,  $\overline{G}$ , can be used to inhibit the data output during a burst read operation.

Write Enable ( $\overline{W}$ ). The Write Enable input,  $\overline{W}$ , controls writing to the Command Interface, Input Address and Data latches. Both addresses and data can be latched on the rising edge of Write Enable (also see Latch Enable,  $\overline{L}$ ).

**Reset/Power-Down (RP).** The Reset/Power-Down pin can be used to apply a Hardware Reset to the memory.

A Hardware Reset is achieved by holding Reset/ Power-Down Low,  $V_{IL}$ , for at least  $t_{PLPH}$ . When Reset/Power-Down is Low,  $V_{IL}$ , the Status Register information is cleared and the power consumption is reduced to power-down level. The device is deselected and outputs are high impedance. If Reset/Power-Down goes low,  $V_{IL}$ ,during a Block Erase, a Write to Buffer and Program or a Block Protect/Unprotect the operation is aborted and the data may be corrupted. In this case the Ready/ Busy pin stays low,  $V_{IL}$ , for a maximum timing of  $t_{PLPH} + t_{PHRH}$ , until the completion of the Reset/ Power-Down pulse.

After Reset/Power-Down goes High,  $V_{IH}$ , the memory will be ready for Bus Read and Bus Write operations after  $t_{PHQV}$ . Note that Ready/Busy does not fall during a reset, see Ready/Busy Output section.

In an application, it is recommended to associate Reset/Power-Down pin,  $\overline{RP}$ , with the reset signal of the microprocessor. Otherwise, if a reset operation occurs while the memory is performing an Erase or Program operation, the memory may output the Status Register information instead of being initialized to the default Asynchronous Random Read.

**Latch Enable (** $\overline{\mathbf{L}}$ **).** The Bus Interface is configured to latch the Address Inputs on the rising edge of Latch Enable,  $\overline{\mathbf{L}}$ . In synchronous bus operations the address is latched on the active edge of the Clock when Latch Enable is Low,  $V_{IL}$  or on the rising of Latch Enable, whichever occurs first. Once latched, the addresses may change without affecting the address used by the memory. When Latch Enable is Low,  $V_{IL}$ , the latch is transparent.

**Clock (K).** The Clock, K, is used to synchronize the memory with the external bus during Synchronous Bus Read operations. The Clock can be configured to have an active rising or falling edge. Bus signals are latched on the active edge of the Clock during synchronous bus operations. In Synchronous Burst Read mode the address is latched on the first active clock edge when Latch Enable is low, V<sub>IL</sub>, or on the rising edge of Latch Enable, whichever occurs first.

During asynchronous bus operations the Clock is not used.

Valid Data Ready (R). The Valid Data Ready output, R, is an open drain output that can be used to identify if the memory is ready to output data or not. The Valid Data Ready output is only active during Synchronous Burst Read operations when the Burst Length is set to Continuous. The Valid Data Ready output can be configured to be active on the clock edge of the invalid data read cycle or one cycle before. Valid Data Ready Low,  $V_{OL}$ , in-

dicates that the data is not, or will not be valid. Valid Data Ready in a high-impedance state indicates that valid data is or will be available.

Unless Synchronous Burst Read has been selected, Valid Data Ready is high-impedance. It may be tied to other components with the same Valid Data Ready signal to create a unique System Ready signal.

The Valid Data Ready, R, output has an internal pull-up resistor of approximately 1  $M\Omega$  powered from  $V_{DDQ}$ , designers should use an external pull-up resistor of the correct value to meet the external timing requirements for Valid Data Ready rising. Refer to Figure 19.

**Status/(Ready/Busy) (STS).** The STS signal is an open drain output that can be used to identify the Program/Erase Controller status. It can be configured in two modes:

- Ready/Busy the pin is Low, V<sub>OL</sub>, during Program and Erase operations and high impedance when the memory is ready for any Read, Program or Erase operation.
- Status the pin gives a pulsing signal to indicate the end of a Program or Block Erase operation.

After power-up or reset the STS pin is configured in Ready/Busy mode. The pin can be configured for Status mode using the Configure STS command.

When the Program/Erase Controller is idle, or suspended, STS can float High through a pull-up resistor. The use of an open-drain output allows the STS pins from several memories to be connected to a single pull-up resistor (a Low will indicate that one, or more, of the memories is busy).

STS is not Low during a reset unless the reset was applied when the Program/Erase controller was active. Ready/Busy can rise before Reset/Power-Down rises.

**Program/Erase Enable (VPEN).** The Program/ Erase Enable input, VPEN, is used to protect all blocks, preventing Program and Erase operations from affecting their data.

Program/Erase Enable must be kept High during all Program/Erase Controller operations, otherwise the operations is not guaranteed to succeed and data may become corrupt.

**V<sub>DD</sub> Supply Voltage.** V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

 $V_{DDQ}$  Supply Voltage.  $V_{DDQ}$  provides the power supply to the I/O pins and enables all Outputs to be powered independently from  $V_{DD}$ .  $V_{DDQ}$  can be tied to  $V_{DD}$  or can use a separate supply.

It is recommended to power-up and power-down  $V_{DD}$  and  $V_{DDQ}$  together to avoid any condition that would result in data corruption.

**Vss Ground.** Ground, Vss, is the reference for the core power supply. It must be connected to the system ground.

 $V_{SSQ}$  Ground.  $V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{DDQ}$ .  $V_{SSQ}$  must be connected to  $V_{SS}$ .

Note: Each device in a system should have  $V_{DD}$  and  $V_{DDQ}$  decoupled with a  $0.1\mu F$  ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 10, AC Measurement Load Circuit.

#### **BUS OPERATIONS**

There are six standard bus operations that control the device. These are Address Latch, Bus Read, Bus Write, Output Disable, Power-Down and Standby. See Table 2, Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

**Address Latch.** Address latch operations input valid addresses.

A valid bus operation involves setting the desired address on the Address Inputs, setting Chip Enable and Latch Enable Low,  $V_{IL}$  and keeping Write Enable High,  $V_{IH}$ ; the address is latched on the rising edge of Address Latch.

**Bus Read.** Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register, the Common Flash Interface and the Block Protection Status.

A valid bus operation involves setting the desired address on the Address Inputs, applying a Low signal,  $V_{IL}$ , to Chip Enable, Output Enable and Latch Enable and keeping Write Enable High,  $V_{IH}$ . The data read depends on the previous command written to the memory (see Command Interface section). See Figures 11, 12, 13, 18 and 19 Read AC Waveforms, and Tables 15, 16, 17 and 20 Read AC Characteristics, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write Commands to the memory or latch addresses and input data to be programmed.

A valid Bus Write operation begins by setting the desired address on the Address Inputs and setting Latch Enable Low,  $V_{IL}$ . The Address Inputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High,  $V_{IH}$ , during the Bus Write operation.

See Figures 14, 15, 16 and 17, Write AC Waveforms, and Tables 18 and 19, Write AC Characteristics, for details of the timing requirements.

**Output Disable.** The The Data Inputs/Outputs are high impedance when the Output Enable is at  $V_{\text{IH}}$ .

**Power-Down.** The memory is in Power-Down mode when Reset/Power-Down, RP, is Low. The power consumption is reduced to the Power-Down level, I<sub>DD2</sub>, and the outputs are high impedance, independent of Chip Enable, Output Enable or Write Enable.

**Standby.** Standby disables most of the internal circuitry, allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable is at  $V_{IH}$ . The power consumption is reduced to the standby level  $I_{DD1}$  and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs.

If Chip Enable switches to V<sub>IH</sub> during a program or erase operation, the device enters Standby mode when finished.

**Table 2. Bus Operations** 

Operation	Ē	G	W	RP	Ī	A1-A21	DQ0-DQ15
Address Latch	V <sub>IL</sub>	Х	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	Address	Data Output or Hi-Z (2)
Bus Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Address	Data Output
Bus Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Address	Data Input
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z
Power-Down	Х	Х	Х	VIL	Х	Х	High Z
Standby	VIH	Х	Х	V <sub>IH</sub>	Х	Х	High Z

Note: 1.  $X = Don't Care V_{IL} or V_{IH}$ .

2. Depends on  $\overline{\mathsf{G}}$ 

## **READ MODES**

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous; if the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register. (See Configuration Register section for details).

On Power-up or after a Hardware Reset the memory defaults to Asynchronous Read mode.

# **Asynchronous Read Modes**

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface, Electronic Signature or Block Protection Status depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

During Asynchronous Read operations, if the bus is inactive for a time equivalent to  $t_{AVQV}$ , the device automatically enters Auto Low Power mode. In this mode the internal supply current is reduced to the Auto Low Power supply current,  $I_{DD5}$ . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

Automatic Low Power is only available in Asynchronous Read modes.

Asynchronous Read operations can be performed in three different ways, Asynchronous Latch Controlled Read, Asynchronous Random Read and Asynchronous Page Read.

# Asynchronous Latch Controlled Read.

In Asynchronous Latch Controlled Read operations read the address is latched in the memory before the value is output on the data bus, allowing the address to change during the cycle without affecting the address that the memory uses.

A valid bus operation involves setting the desired address on the Address Inputs, setting Chip Enable and Latch Enable Low,  $V_{IL}$  and keeping Write Enable High,  $V_{IH}$ ; the address is latched on the rising edge of Address Latch. Once latched, the Address Inputs can change. Set Output Enable Low,  $V_{IL}$ , to read the data on the Data Inputs/Outputs; see Figure 12, Asynchronous Latch Controlled Read AC Waveforms and Table 16, Asynchronous Latch Controlled Read AC Characteristics for details on when the output becomes valid.

See Figures 12, Asynchronous Latch Controlled Read AC Waveforms, and Table 16, Asynchronous Latch Controlled Read AC Characteristics, for details.

**Asynchronous Random Read.** As the Latch Enable input is transparent when set Low,  $V_{IL}$ , Asynchronous Random Read operations can be performed by holding Latch Enable Low,  $V_{IL}$  throughout the bus operation.

See Figures 11, Asynchronous Random Read AC Waveforms, and Table 15, Asynchronous Random Read AC Characteristics, for details.

**Asynchronous Page Read.** In Asynchronous Page Read mode a Page of data is internally read and stored in a Page Buffer. Each memory page is 4 Words and has the same A3-A22, only A1 and A2 may change.

The first read operation within the Page has the normal access time ( $t_{AVQV}$ ), subsequent reads within the same Page have much shorter access times ( $t_{AVQV1}$ ). If the Page changes then the normal, longer timings apply again.

See Figures 13, Asynchronous Page Read AC Waveforms, and Table 17, Asynchronous Page Read AC Characteristics, for details.

# Synchronous Read Modes

In Synchronous Read mode the data output is synchronized with the clock. CR15 in the Configuration Register must be set to '0' for synchronous operations.

**Synchronous Burst Read.** In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI, Read Electronic Signature and Block Protection Status, Single Synchronous Read or Asynchronous Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A valid Synchronous Burst Read operation begins when the address is set on the Address Inputs, Write Enable is High,  $V_{IH}$ , and Chip Enable and Latch Enable are Low,  $V_{IL}$ , during the active edge of the Clock. The address is latched on the first active clock edge when Latch Enable is low, or on the rising edge of Latch Enable, whichever occurs first. The data becomes available for output after the X-latency specified in the Burst Control Register has expired. The output buffers are activated by setting Output Enable Low,  $V_{IL}$ . See Figures 6 and 7 for examples of Synchronous Burst Read operations.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4 Words, 8 Words or Continuous (Burst Length

bits CR2-CR0). In Synchronous Continuous Burst Read mode one Burst Read operation can access the entire memory sequentially. If the starting address is not associated with a page (4 Word) boundary the Valid Data Ready, R, output goes Low, V<sub>IL</sub>, to indicate that the data will not be ready in time and additional wait-states are required. The Valid Data Ready output timing (bit CR8) can be changed in the Configuration Register.

The order of the data output can be modified through the Burst Type bit in the Configuration

Register. The burst sequence can be sequential or interleaved.

See Table 20, Synchronous Read AC Characteristics and Figure 18 and 19, Synchronous Burst Read AC Waveform for details.

**Single Synchronous Read.** Single Synchronous Read operations are similar to Synchronous Burst Read operations except that only the first data output after the X latency is valid. Single Synchronous Reads are used to read the Status Register, CFI, Electronic Signature and Block Protection Status.



## **CONFIGURATION REGISTER**

The Configuration Register is used to configure the type of bus access that the memory will perform. The Configuration Register bits are described in Table 3. They specify the selection of the burst length, burst type, burst X and Y latencies and the Read operation. See figures 6 and 7 for examples of Synchronous Burst Read configurations.

The Configuration Register is set through the Command Interface and will retain its information until it is re-configured, the device is reset, or the device goes into Reset/Power-Down mode. The Configuration Register is read using the Read Electronic Signature Command at address 05h.

Read Select Bit (CR15). The Read Select bit, CR15, is used to switch between asynchronous and synchronous Bus Read operations. When the Read Select bit is set to '1', Bus Read operations are asynchronous; when the Read Select but is set to '0', Bus Read operations are synchronous.

On reset or power-up the Read Select bit is set to '1' for asynchronous access.

X-Latency Bits (CR13-CR11). The X-Latency bits are used during Synchronous Bus Read operations to set the number of clock cycles between the address being latched and the first data becoming available. For correct operation the X-Latency bits can only assume the values in Table 3, Configuration Register.

Internal Clock Divider Bit (CR10). The Internal Clock Divider Bit is used to divide the internal clock by two. When CR10 is set to '1' the internal clock is divided by two, which effectively means that the X and Y-Latency values are multiplied by two, that is the number of clock cycles between the address being latched and the first data becoming available will be twice the value set in CR13-CR11, and the number of clock cycles between consecutive reads will be twice the value set in CR9. For example 8-1-1-1 will become 16-2-2-2. When CR10 is set to '0' the internal clock runs normally and the X and Y-Latency values are those set in CR13-CR11 and CR9.

Y-Latency Bit (CR9). The Y-Latency bit is used during Synchronous Bus Read operations to set

the number of clock cycles between consecutive reads. The Y-Latency value depends on both the X-Latency value and the setting in CR9.

When the Y-Latency is 1 the data changes each clock cycle; when the Y-Latency is 2 the data changes every second clock cycle. See Table 3, Configuration Register for valid combinations of the Y-Latency, the X-Latency and the Clock frequency.

Valid Data Ready Bit (CR8). The Valid Data Ready bit controls the timing of the Valid Data Ready output pin, R. When the Valid Data Ready bit is '0' the Valid Data Ready output pin is driven Low for the active clock edge when invalid data is output on the bus. When the Valid Data Ready bit is '1' the Valid Data Ready output pin is driven Low one clock cycle prior to invalid data being output on the bus.

Burst Type Bit (CR7). The Burst Type bit is used to configure the sequence of addresses read as sequential or interleaved. When the Burst Type bit is '0' the memory outputs from interleaved addresses; when the Burst Type bit is '1' the memory outputs from sequential addresses. See Tables 4, Burst Type Definition, for the sequence of addresses output from a given starting address in each mode.

Valid Clock Edge Bit (CR6). The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during Synchronous Burst Read operations. When the Valid Clock Edge bit is '0' the falling edge of the Clock is the active edge; when the Valid Clock Edge bit is '1' the rising edge of the Clock is active.

Burst Length Bit (CR2-CR0). The Burst Length bits set the maximum number of Words that can be output during a Synchronous Burst Read operation.

Table 3, Configuration Register gives the valid combinations of the Burst Length bits that the memory accepts; Tables 4, Burst Type Definition, give the sequence of addresses output from a given starting address for each length.

CR5 CR4 and CR3 are reserved for future use.

**Table 3. Configuration Register** 

Address Bit	Mnemonic	Bit Name	Reset Value	Value	Description
16	CR15	Read Select	1	0	Synchronous Burst Read
10	CKIS	Read Select		1	Asynchronous Bus Read (default at power-up)
15	CR14				Reserved
				001	Reserved
				010	X-Latency = 4, 4-1-1-1 (use only with Y-Latency = 1) <sup>(1)</sup>
14 to	CR13-CR11	X-Latency <sup>(2)</sup>	xxx	011	X-Latency = 5, 5-1-1-1, 5-2-2-2
12	CK13-CK11	X-Latency (-/	^^^	100	X-Latency = 6, 6-1-1-1, 6-2-2-2
				101	X-Latency = 7, 7-1-1-1, 7-2-2-2
				110	X-Latency = 8, 8-1-1-1, 8-2-2-2
11	CR10	Internal Clock Divider	Х	0	X and Y-Latencies remains as set in CR13-CR11 and CR9
		Clock Divide		1	Divides internal clock, X and Y-Latencies multiplied by 2
10	CR9	Y-Latency <sup>(3)</sup>	Х	0	Y-Latency = 1
10	OKS	Y-Latency	^	1	Y-Latency = 2
9	CR8	Valid Data	Х	0	R valid Low during valid Clock edge
3	ONO	Ready	, , , , , , , , , , , , , , , , , , ,	1	R valid Low one cycle before valid Clock edge
8	CR7	Burst Type	Х	0	Interleaved
0	OICI	Duist Type	, , , , , , , , , , , , , , , , , , ,	1	Sequential
7	CR6	Valid Clock	Х	0	Falling Clock edge
,	ORO	Edge	, , , , , , , , , , , , , , , , , , ,	1	Rising Clock edge
6 to 4	CR5-CR3			_	Reserved
3				001	4 Words
to	CR2-CR0	Burst Length	xxx	010	8 Words
1				111	Continuous

Note: 1. 4 - 2 - 2 - 2 (represents X-Y-Y-Y) is not allowed.


<sup>2.</sup> X latencies can be calculated as:  $(t_{AVQV} - t_{LLKH} + t_{QVKH}) + t_{SYSTEM MARGIN} < (X -1) t_{K.}$  (X is an integer number from 4 to 8 and t<sub>K</sub> is the clock period).

<sup>3.</sup> Y latencies can be calculated as:  $t_{KHQV} + t_{SYSTEM\ MARGIN} + t_{QVKH} < Y\ t_{K.}$ 4.  $t_{SYSTEM\ MARGIN}$  is the time margin required for the calculation.


**Table 4. Burst Type Definition** 

Starting Address	x4 Sequential	x4 Interleaved	x8 Sequential	x8 Interleaved	Continuous
0	0-1-2-3	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10
1	1-2-3-0	1-0-3-2	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	1-2-3-4-5-6-7-8-9-10-11
2	2-3-0-1	2-3-0-1	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	2-3-4-5-6-7-8-9-10-11-12
3	3-0-1-2	3-2-1-0	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	3-4-5-6-7-8-9-10-11-12-13
4	_	_	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	4-5-6-7-8-9-10-11-2-13-14
5	_	_	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	5-6-7-8-9-10-11-12-13-14
6	_	_	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	6-7-8-9-10-11-12-13-14-15
7	-	-	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	7-8-9-10-11-12-13-14-15-16
8	_	_	-	_	8-9-10-11-12-13-14-15-16-17

Figure 6. Burst Configuration X-1-1-1







#### COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. The Commands are summarized in Table 5, Commands. Refer to Table 5 in conjunction with the text descriptions below.

After power-up or a Reset operation the memory enters Read mode.

Synchronous Read operations and Latch Controlled Bus Read operations can only be used to read the memory array. The Electronic Signature, CFI or Status Register will be read in asynchronous mode or single synchronous burst mode. Once the memory returns to Read Memory Array mode the bus will resume the setting in the Configuration Register automatically.

Read Memory Array Command. The Read Memory Array command returns the memory to Read mode. One Bus Write cycle is required to issue the Read Memory Array command and return the memory to Read mode. Once the command is issued the memory remains in Read mode until another command is issued. From Read mode Bus Read commands will access the memory array.

While the Program/Erase Controller is executing a Program, Erase, Block Protect, Blocks Unprotect or Protection Register Program operation the memory will not accept the Read Memory Array command until the operation completes.

Read Electronic Signature Command. The Read Electronic Signature command is used to read the Manufacturer Code, the Device Code, the Block Protection Status, the Configuration Register and the Protection Register. One Bus Write cycle is required to issue the Read Electronic Signature command. Once the command is issued subsequent Bus Read operations read the Manufacturer Code, the Device Code, the Block Protection Status, the Configuration Register or the Protection Register until another command is issued. Refer to Table 7, Read Electronic Signature, Table 8, Read Protection Register and Figure 8, Protection Register Memory Map for information on the addresses.

Read Query Command. The Read Query Command is used to read data from the Common Flash Interface (CFI) Memory Area. One Bus Write cycle is required to issue the Read Query Command. Once the command is issued subsequent Bus Read operations read from the Common Flash Interface Memory Area. See Appendix B, Tables 26, 27, 28, 29, 30 and 31 for details on the information contained in the Common Flash Interface (CFI) memory area.

**Read Status Register Command.** The Read Status Register command is used to read the Status

Register. One Bus Write cycle is required to issue the Read Status Register command. Once the command is issued subsequent Bus Read operations read the Status Register until another command is issued.

The Status Register information is present on the output data bus (DQ1-DQ7) when both Chip Enable and Output Enable are low,  $V_{II}$ .

See the section on the Status Register and Table 10 for details on the definitions of the Status Register bits

Clear Status Register Command. The Clear Status Register command can be used to reset bits SR1, SR3, SR4 and SR5 in the Status Register to '0'. One Bus Write is required to issue the Clear Status Register command.

The bits in the Status Register are sticky and do not automatically return to '0' when a new Write to Buffer and Program, Erase, Block Protect, Block Unprotect or Protection Register Program command is issued. If any error occurs then it is essential to clear any error bits in the Status Register by issuing the Clear Status Register command before attempting a new Program, Erase or Resume command.

**Block Erase Command.** The Block Erase command can be used to erase a block. It sets all of the bits in the block to '1'. All previous data in the block is lost. If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error

Two Bus Write operations are required to issue the command; the second Bus Write cycle latches the block address in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

During the Erase operation the memory will only accept the Read Status Register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Erase times are given in Table 9.

See Appendix C, Figure 25, Block Erase Flowchart and Pseudo Code, for a suggested flowchart on using the Block Erase command.

Word Program Command. The Word Program command is used to program a single word in the memory array. Two Bus Write operations are required to issue the command; the first write cycle sets up the Word Program command, the second write cycle latches the address and data to be programmed in the internal state machine and starts the Program/Erase Controller.

If the block being programmed is protected an error will be set in the Status Register and the operation will abort without affecting the data in the memory array. The block must be unprotected using the Blocks Unprotect command.

Write to Buffer and Program Command. The Write to Buffer and Program command is used to program the memory array.

Up to 16 Words can be loaded into the Write Buffer and programmed into the memory. Each Write Buffer has the same A5-A21 addresses.

Four successive steps are required to issue the command.

- 1. One Bus Write operation is required to set up the Write to Buffer and Program Command. Issue the set up command with the selected memory Block Address where the program operation should occur (any address in the block where the values will be programmed can be used). Any Bus Read operations will start to output the Status Register after the 1st cycle.
- 2. Use one Bus Write operation to write the same block address along with the value N on the Data Inputs/Output, where N+1 is the number of Words to be programmed.
- 3. Use N+1 Bus Write operations to load the address and data for each Word into the Write Buffer. See the constraints on the address combinations listed below. The addresses must have the same A5-A21.
- 4. Finally, use one Bus Write operation to issue the final cycle to confirm the command and start the Program operation.

Invalid address combinations or failing to follow the correct sequence of Bus Write cycles will set an error in the Status Register and abort the operation without affecting the data in the memory array. The Status Register should be cleared before re-issuing the command.

If the block being programmed is protected an error will be set in the Status Register and the operation will abort without affecting the data in the memory array. The block must be unprotected using the Blocks Unprotect command.

See Appendix C, Figure 23, Write to Buffer and Program Flowchart and Pseudo Code, for a suggested flowchart on using the Write to Buffer and Program command.

Program/Erase Suspend Command. The Program/Erase Suspend command is used to pause a Word Program, Write to Buffer and Program or Erase operation. The command will only be accepted during a Program or an Erase operation. It can be issued at any time during an Erase operation but will only be accepted during a Word Pro-

gram or Write to Buffer and Program command if the Program/Erase Controller is running.

One Bus Write cycle is required to issue the Program/Erase Suspend command and pause the Program/Erase Controller. Once the command is issued it is necessary to poll the Program/Erase Controller Status bit (SR7) to find out when the Program/Erase Controller has paused; no other commands will be accepted until the Program/Erase Controller has paused. After the Program/Erase Controller has paused, the memory will continue to output the Status Register until another command is issued.

During the polling period between issuing the Program/Erase Suspend command and the Program/ Erase Controller pausing it is possible for the operation to complete. Once the Program/Erase Controller Status bit (SR7) indicates that the Program/Erase Controller is no longer active, the Program Suspend Status bit (SR2) or the Erase Suspend Status bit (SR6) can be used to determine if the operation has completed or is suspended. For timing on the delay between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing see Table 9.

During Program/Erase Suspend the Read Memory Array, Read Status Register, Read Electronic Signature, Read Query and Program/Erase Resume commands will be accepted by the Command Interface. Additionally, if the suspended operation was Erase then the Write to Buffer and Program, and the Program Suspend commands will also be accepted. When a program operation is completed inside a Block Erase Suspend the Read Memory Array command must be issued to reset the device in Read mode, then the Erase Resume command can be issued to complete the whole sequence. Only the blocks not being erased may be read or programmed correctly.

See Appendix C, Figure 24, Program Suspend & Resume Flowchart and Pseudo Code, and Figure 26, Erase Suspend & Resume Flowchart and Pseudo Code, for suggested flowcharts on using the Program/Erase Suspend command.

**Program/Erase Resume Command.** The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend operation has paused it. One Bus Write cycle is required to issue the Program/Erase Resume command. Once the command is issued subsequent Bus Read operations read the Status Register.

**Set Configuration Register Command.** The Set Configuration Register command is used to write a new value to the Burst Configuration Control Register which defines the burst length, type, X and Y latencies, Synchronous/Asynchronous

Read mode and the valid Clock edge configuration.

Two Bus Write cycles are required to issue the Set Configuration Register command. Once the command is issued the memory returns to Read mode as if a Read Memory Array command had been issued.

The value for the Configuration Register is presented on A1-A16. CR0 is on A1, CR1 on A2, etc.; the other address bits are ignored.

Block Protect Command. The Block Protect command is used to protect a block and prevent Program or Erase operations from changing the data in it. Two Bus Write cycles are required to issue the Block Protect command; the second Bus Write cycle latches the block address in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

During the Block Protect operation the memory will only accept the Read Status Register command. All other commands will be ignored. Typical Block Protection times are given in Table 9.

The Block Protection bits are non-volatile, once set they remain set through reset and power-down/power-up. They are cleared by a Blocks Unprotect command.

See Appendix C, Figure 27, Block Protect Flowchart and Pseudo Code, for a suggested flowchart on using the Block Protect command.

Blocks Unprotect Command. The Blocks Unprotect command is used to unprotect all of the blocks. Two Bus Write cycles are required to issue the Blocks Unprotect command; the second Bus Write cycle starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

During the Block Unprotect operation the memory will only accept the Read Status Register command. All other commands will be ignored. Typical Block Protection times are given in Table 9.

See Appendix C, Figure 28, Block Unprotect Flowchart and Pseudo Code, for a suggested flowchart on using the Block Unprotect command.

**Protection Register Program Command.** The Protection Register Program command is used to Program the 64 bit user segment of the Protection Register. The segment is programmed 16 bits at a

time. Two write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the Address and the Data to be written to the Protection Register and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started.

The user-programmable segment can be locked by programming bit 1 of the Protection Register Lock location to '0' (see Table 8). Bit 0 of the Protection Register Lock location locks the factory programmed segment and is programmed to '0' in the factory. The locking of the Protection Register is not reversible, once the lock bits are programmed no further changes can be made to the values stored in the Protection Register, see Figure 8, Protection Register Memory Map. Attempting to program a previously protected Protection Register will result in a Status Register error.

The Protection Register Program cannot be suspended. See Appendix C, Figure 29, Protection Register Program Flowchart and Pseudo Code, for the flowchart for using the Protection Register Program command.

# Configure STS Command.

The Configure STS command is used to configure the Status/(Ready/Busy) pin. After power-up or reset the STS pin is configured in Ready/Busy mode. The pin can be configured in Status mode using the Configure STS command (refer to Status/(Ready/Busy) section for more details.

Two write cycles are required to issue the Configure STS command.

- The first bus cycle sets up the Configure STS command.
- The second specifies one of the four possible configurations (refer to Table 6, Configuration Codes):
  - Ready/Busy mode
  - Pulse on Erase complete mode
  - Pulse on Program complete mode
  - Pulse on Erase or Program complete mode

The device will not accept the Configure STS command while the Program/Erase controller is busy or during Program/Erase Suspend. When STS pin is pulsing it remains Low for a typical time of 250ns. Any invalid Configuration Code will set an error in the Status Register.

**Table 5. Commands** 

	ω.	Bus Operations											
Command	Cycles	1st Cycle			2nd Cycle			Subsequent			Final		
	<u>ن</u>	Op.	Addr.	Data	Op.	Addr.	Data	Op.	Addr.	Data	Op.	Addr.	Data
Read Memory Array	≥2	Write	Х	FFh	Read	RA	RD						
Read Electronic Signature	≥2	Write	Х	90h	Read	IDA <sup>(3)</sup>	IDD <sup>(3)</sup>						
Read Status Register	2	Write	Х	70h	Read	Х	SRD						
Read Query	≥2	Write	Х	98h	Read	QA <sup>(4)</sup>	QD <sup>(4)</sup>						
Clear Status Register	1	Write	Х	50h									
Block Erase	2	Write	Х	20h	Write	BA	D0						
Word Program	2	Write	Х	40h 10h	Write	PA	PD						
Write to Buffer and Program	4 + N	Write	ВА	E8h	Write	ВА	N	Write	PA	PD	Write	Х	D0h
Program/Erase Suspend	1	Write	Х	B0h									
Program/Erase Resume	1	Write	Х	D0h									
Set Configuration Register	2	Write	Х	60h	Write	BCR	03h						
Block Protect	2	Write	Х	60h	Write	BA	01h						
Blocks Unprotect	2	Write	Х	60h	Write	Х	D0h						
Protection Register Program	2	Write	Х	C0h	Write	PRA	PRD						
Configure STS command	2	Write	Х	B8h	Write	Х	CC						

Note: 1. X Don't Care; RA Read Address, RD Read Data, IDA Identifier Address, IDD Identifier Data, SRD Status Register Data, PA Program Address; PD Program Data, QA Query Address, QD Query Data, BA Any address in the Block, BCR Configuration Register value, CC Configuration Code.

<sup>2.</sup> Base Address, refer to Figure 8 and Table 8 for more information.

<sup>3.</sup> For Identifier addresses and data refer to table 7, Read Electronic Signature.

<sup>4.</sup> For Query Address and Data refer to Appendix B, CFI.

**Table 6. Configuration Codes** 

Configuration Code	DQ1	DQ2	Mode	STS Pin	Description
00h	0	0	Ready/Busy	V <sub>OL</sub> during P/E operations Hi-Z when the memory is ready	The STS pin is Low during Program and Erase operations and high impedance when the memory is ready for any Read, Program or Erase operation.
01h	0	1	Pulse on Erase complete		Supplies a system interrupt pulse at the end of a Block Erase operation.
02h	1	0	Pulse on Program complete	Pulse Low then High when operation	Supplies a system interrupt pulse at the end of a Program operation.
03h	1	1	Pulse on Erase or Program complete	completed <sup>(2)</sup>	Supplies a system interrupt pulse at the end of a Block Erase or Program operation.

Note: 1. DQ2-DQ7 are reserved

**Table 7. Read Electronic Signature** 

Code	Address (A21-A1)	Data (DQ15-DQ0)		
Manufacturer Code	000000h	0020h		
Device Code	000001h	8822h		
Block Protection Status	SBA+02h	0000h (Block Unprotected) 0001h (Block Protected)		
Configuration Register	000005h	BCR		
Protection Register	000080h <sup>(2)</sup>	PRD		

Note: 1. SBA is the Start Base Address of each block, BCR is Configuration Register data, PRD is Protection Register Data.

**Table 8. Read Protection Register** 

Word	Use	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1
Lock	Factory, User	1	0	0	0	0	0	0	0
0	Factory (Unique ID)	1	0	0	0	0	0	0	1
1	Factory (Unique ID)	1	0	0	0	0	0	1	0
2	Factory (Unique ID)	1	0	0	0	0	0	1	1
3	Factory (Unique ID)	1	0	0	0	0	1	0	0
4	User	1	0	0	0	0	1	0	1
5	User	1	0	0	0	0	1	1	0
6	User	1	0	0	0	0	1	1	1
7	User	1	0	0	0	1	0	0	0

<sup>2.</sup> When STS pin is pulsing it remains Low for a typical time of 250ns.

<sup>2.</sup> Base Address, refer to Figure 8 and Table 8 for more information.

Figure 8. Protection Register Memory Map




Table 9. Program, Erase Times and Program Erase Endurance Cycles

B		11-24		
Parameters	Min	Typ <sup>(1,2)</sup>	Max <sup>(2)</sup>	Unit
Block (1Mb) Erase		1.2	4.8 <sup>(4)</sup>	s
Chip Program (Write to Buffer)		24	72 <sup>(4)</sup>	s
Chip Erase Time		37	110 (4)	S
Program Write Buffer		192 <sup>(3)</sup>	576 <sup>(4)</sup>	μs
Word/Byte Program Time (Word/Byte Program command)		16	48 (4)	μs
Program Suspend Latency Time		1	20 <sup>(5)</sup>	μs
Erase Suspend Latency Time		1	25 <sup>(5)</sup>	μs
Block Protect Time		18	30 <sup>(5)</sup>	μs
Blocks Unprotect Time		0.75	1.2 <sup>(5)</sup>	S
Program/Erase Cycles (per block)	100,000			cycles
Data Retention	20			years

Note: 1. Typical values measured at room temperature and nominal voltages.

- 2. Sampled, but not 100% tested.
- 3. Effective byte programming time 6µs, effective word programming time 12µs.
- 4. Maximum value measured at worst case conditions for both temperature and V<sub>DD</sub> after 100,000 program/erase cycles.
- 5. Maximum value measured at worst case conditions for both temperature and V<sub>DD</sub>.

## STATUS REGISTER

The Status Register provides information on the current or previous Program, Erase, Block Protect or Blocks Unprotect operation. The various bits in the Status Register convey information and errors on the operation. They are output on DQ7-DQ0.

To read the Status Register the Read Status Register command can be issued. The Status Register is automatically read after Program, Erase, Block Protect, Blocks Unprotect and Program/Erase Resume commands. The Status Register can be read from any address.

The Status Register can only be read using Asynchronous Bus Read or Single Synchronous Read operations. Once the memory returns to Read Memory Array mode the bus will resume the setting in the Configuration Register automatically.

The contents of the Status Register can be updated during an Erase or Program operation by toggling the Output Enable pin or by dis-activating (Chip Enable, V<sub>IH</sub>) and then reactivating (Chip Enable and Output Enable, V<sub>IL</sub>) the device.

Status Register bits SR5, SR4, SR3 and SR1 are associated with various error conditions and can only be reset with the Clear Status Register command. The Status Register bits are summarized in Table 10, Status Register Bits. Refer to Table 10 in conjunction with the following text descriptions.

Program/Erase Controller Status Bit (SR7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is Low, V<sub>OL</sub>, the Program/Erase Controller is active and all other Status Register bits are High Impedance; when the bit is High, V<sub>OH</sub>, the Program/Erase Controller is inactive.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

During Program, Erase, Block Protect and Blocks Unprotect operations the Program/Erase Controller Status bit can be polled to find the end of the operation. The other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program Status and Block Protection Status bits should be tested for errors.

Erase Suspend Status Bit (SR6). The Erase Suspend Status bit indicates that an Erase operation has been suspended and is waiting to be resumed. The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller

inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode.

When the Erase Suspend Status bit is Low,  $V_{OL}$ , the Program/Erase Controller is active or has completed its operation; when the bit is High,  $V_{OH}$ , a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

**Erase Status Bit (SR5).** The Erase Status bit can be used to identify if the memory has failed to verify that the block has erased correctly or that all blocks have been unprotected successfully. The Erase Status bit should be read once the Program/ Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Erase Status bit is Low,  $V_{OL}$ , the memory has successfully verified that the block has erased correctly or all blocks have been unprotected successfully. When the Erase Status bit is High,  $V_{OH}$ , the erase operation has failed. Depending on the cause of the failure other Status Register bits may also be set to High,  $V_{OH}$ .

- If only the Erase Status bit (SR5) is set High, V<sub>OH</sub>, then the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that the block has erased correctly or that all the blocks have been unprotected successfully.
- If the failure is due to an erase or blocks unprotect with V<sub>PEN</sub> low, V<sub>OL</sub>, then V<sub>PEN</sub> Status bit (SR3) is also set High, V<sub>OH</sub>.
- If the failure is due to an erase on a protected block then Block Protection Status bit (SR1) is also set High, V<sub>OH</sub>.
- If the failure is due to a program or erase incorrect command sequence then Program Status bit (SR4) is also set High, V<sub>OH</sub>.

Once set High, the Erase Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Program Status Bit (SR4).** The Program Status bit is used to identify a Program or Block Protect failure. The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Status bit is Low,  $V_{OL}$ , the memory has successfully verified that the Write Buffer has programmed correctly or the block is protected. When the Program Status bit is High,  $V_{OH}$ , the program or block protect operation has

failed. Depending on the cause of the failure other Status Register bits may also be set to High, V<sub>OH</sub>.

- If only the Program Status bit (SR4) is set High, V<sub>OH</sub>, then the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that the Write Buffer has programmed correctly or that the Block is protected.
- If the failure is due to a program or block protect with V<sub>PEN</sub> low, V<sub>OL</sub>, then V<sub>PEN</sub> Status bit (SR3) is also set High, V<sub>OH</sub>.
- If the failure is due to a program on a protected block then Block Protection Status bit (SR1) is also set High, V<sub>OH</sub>.
- If the failure is due to a program or erase incorrect command sequence then Erase Status bit (SR5) is also set High, V<sub>OH</sub>.

Once set High, the Program Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**V<sub>PEN</sub> Status Bit (SR3).** The V<sub>PEN</sub> Status bit can be used to identify if a Program, Erase, Block Protection or Block Unprotection operation has been attempted when V<sub>PEN</sub> is Low, V<sub>IL</sub>.

When the  $V_{PEN}$  Status bit is Low,  $V_{OL}$ , no Program, Erase, Block Protection or Block Unprotection operations have been attempted with  $V_{PEN}$  Low,  $V_{IL}$ , since the last Clear Status Register command, or hardware reset. When the  $V_{PEN}$  Status bit is High,  $V_{OH}$ , a Program, Erase, Block Protection or Block Unprotection operation has been attempted with  $V_{PEN}$  Low,  $V_{IL}$ .

Once set High, the V<sub>PEN</sub> Status bit can only be reset by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program, Erase, Block Protection or Block Unprotection command is issued, otherwise the new command will appear to fail.

Program Suspend Status Bit (SR2). The Program Suspend Status bit indicates that a Program operation has been suspended and is waiting to be resumed. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode.

When the Program Suspend Status bit is Low,  $V_{OL}$ , the Program/Erase Controller is active or has completed its operation; when the bit is High,  $V_{OH}$ , a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

**Block Protection Status Bit (SR1).** The Block Protection Status bit can be used to identify if a Program or Erase operation has tried to modify the contents of a protected block.

When the Block Protection Status bit is Low,  $V_{OL}$ , no Program or Erase operations have been attempted to protected blocks since the last Clear Status Register command or hardware reset; when the Block Protection Status bit is High,  $V_{OH}$ , a Program (Program Status bit SR4 set High) or Erase (Erase Status bit SR5 set High) operation has been attempted on a protected block.

Once set High, the Block Protection Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Reserved (SR0).** SR0 of the Status Register is reserved. Its value should be masked.

Table 10. Status Register Bits

OPERATION	SR7	SR6	SR5	SR4	SR3	SR2	SR1	RB	Result (Hex)
Program/Erase Controller active	0			Hi	-Z			V <sub>OL</sub>	N/A
Write Buffer not ready	0			Hi	-Z			V <sub>OL</sub>	N/A
Write Buffer ready	1	0	0	0	0	0	0	Hi-Z	80h
Write Buffer ready in Erase Suspend	1	1	0	0	0	0	0	Hi-Z	C0h
Program suspended	1	0	0	0	0	1	0	Hi-Z	84h
Program suspended in Erase Suspend	1	1	0	0	0	1	0	Hi-Z	C4h
Program/Block Protect completed successfully	1	0	0	0	0	0	0	Hi-Z	80h
Program completed successfully in Erase Suspend	1	1	0	0	0	0	0	Hi-Z	C0h
Program/Block protect failure due to incorrect command sequence	1	0	1	1	0	0	0	Hi-Z	B0h
Program failure due to incorrect command sequence in Erase Suspend	1	1	1	1	0	0	0	Hi-Z	F0h
Program/Block Protect failure due to V <sub>PEN</sub> error	1	0	0	1	1	0	0	Hi-Z	98h
Program failure due to V <sub>PEN</sub> error in Erase Suspend	1	1	0	1	1	0	0	Hi-Z	D8h
Program failure due to Block Protection	1	0	0	1	0	0	1	Hi-Z	92h
Program failure due to Block Protection in Erase Suspend	1	1	0	1	0	0	1	Hi-Z	D2h
Program/Block Protect failure due to cell failure	1	0	0	1	0	0	0	Hi-Z	90h
Program failure due to cell failure in Erase Suspend	1	1	0	1	0	0	0	Hi-Z	D0h
Erase Suspended	1	1	0	0	0	0	0	Hi-Z	C0h
Erase/Blocks Unprotect completed successfully	1	0	0	0	0	0	0	Hi-Z	80h
Erase/Blocks Unprotect failure due to incorrect command sequence	1	0	1	1	0	0	0	Hi-Z	B0h
Erase/Blocks Unprotect failure due to V <sub>PEN</sub> error	1	0	1	0	1	0	0	Hi-Z	A8h
Erase failure due to Block Protection	1	0	1	0	0	0	1	Hi-Z	A2h
Erase/Blocks Unprotect failure due to failed cells in Block	1	0	1	0	0	0	0	Hi-Z	A0h



# **MAXIMUM RATING**

Stressing the device above the ratings listed in Table 11, Absolute Maximum Ratings, may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 11. Absolute Maximum Ratings** 

Symbol	Parameter	Va	Unit	
Symbol	Farameter	Min	Max	Offic
T <sub>BIAS</sub>	Temperature Under Bias	-40	125	°C
T <sub>STG</sub>	Storage Temperature	<b>-</b> 55	150	°C
V <sub>IO</sub>	Input or Output Voltage	-0.6	V <sub>DDQ</sub> +0.6	V
V <sub>DD</sub> , V <sub>DDQ</sub>	Supply Voltage	-0.6	5.0	V



# DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measure-

ment Conditions summarized in Table 12, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

**Table 12. Operating and AC Measurement Conditions** 

	M58LV	Units		
Parameter	90,	Onits		
		Min	Max	
Supply Voltage (V <sub>DD</sub> )		2.7	3.6	V
Input/Output Supply Voltage (V <sub>DDQ</sub> )	1.8 V <sub>DD</sub>		V	
Ambient Temperature (T <sub>A</sub> )	Grade 1	0	70	°C
Ambient Temperature (Tg)	Grade 6	-40	85	°C
Load Capacitance (C <sub>L</sub> )		3	pF	
Clock Rise and Fall Times			3	ns
Input Rise and Fall Times			4	ns
Input Pulses Voltages	0 to V <sub>DDQ</sub>		V	
Input and Output Timing Ref. Voltages	0.5 \	V		

Figure 9. AC Measurement Input Output Waveform




Figure 10. AC Measurement Load Circuit




Table 13. Capacitance

Symbol	Parameter	Test Condition	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

Note: 1.  $T_A = 25^{\circ}C$ , f = 1 MHz

<sup>2.</sup> Sampled only, not 100% tested.

**Table 14. DC Characteristics** 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	0V≤ V <sub>IN</sub> ≤ V <sub>DDQ</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V≤ V <sub>OUT</sub> ≤V <sub>DDQ</sub>		±5	μA
I <sub>DD</sub>	Supply Current (Random Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f_{add} = 6MHz$		20	mA
I <sub>DDB</sub>	Supply Current (Burst Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f_{clock} = 50MHz$		30	mA
I <sub>DD1</sub>	Supply Current (Standby)	$\overline{E} = V_{IH}, \overline{RP} = V_{IH}$		40	μΑ
I <sub>DD5</sub>	Supply Current (Auto Low-Power)	$\overline{E} = V_{IL}, \overline{RP} = V_{IH}$		40	μΑ
I <sub>DD2</sub>	Supply Current (Reset/Power-Down)	RP = V <sub>IL</sub>		40	μA
I <sub>DD3</sub>	Supply Current (Program or Erase, Block Protect, Block Unprotect)	Program or Erase operation in progress		30	mA
I <sub>DD4</sub>	Supply Current (Erase/Program Suspend)	E = V <sub>IH</sub>		40	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.5	V <sub>DDQ</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>DDQ</sub> x 0.7	V <sub>DDQ</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA		0.2	V
VoH	Output High Voltage	I <sub>OH</sub> = -100μA	V <sub>DDQ</sub> -0.2		V
V <sub>LKO</sub>	V <sub>DD</sub> Supply Voltage (Erase and Program lockout)			2	V



tAVAV-A1-A21 VALID tELQVtELQX -► tAXQX Ē L tGLQV tEHQZ tGLQX → tEHQX -G tGHQZ tAVQVtGHQX -DQ0-DQ15 OUTPUT AI06255

Figure 11. Asynchronous Bus Read AC Waveforms

Note: Asynchronous Read CR15 = 1

Table 15. Asynchronous Bus Read AC Characteristics.

Symbol	Parameter	M58LV	Unit		
Symbol	Farameter		90	110	Offic
t <sub>AVAV</sub>	Address Valid to Address Valid	Min	90	110	ns
t <sub>AVQV</sub>	Address Valid to Output Valid	Max	90	110	ns
t <sub>ELQX</sub>	Chip Enable Low to Output Transition	Min	0	0	ns
tELQV	Chip Enable Low to Output Valid	Max	90	110	ns
t <sub>GLQX</sub>	Output Enable Low to Output Transition	Min	0	0	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid	Max	25	25	ns
t <sub>EHQX</sub>	Chip Enable High to Output Transition	Min	0	0	ns
t <sub>GHQX</sub>	Output Enable High to Output Transition	Min	0	0	ns
t <sub>AXQX</sub>	Address Transition to Output Transition	Min	0	0	ns
t <sub>EHQZ</sub>	Chip Enable High to Output Hi-Z	Max	25	25	ns
t <sub>GHQZ</sub>	Output Enable High to Output Hi-Z	Max	20	20	ns




Figure 12. Asynchronous Latch Controlled Bus Read AC Waveforms

Note: Asynchronous Read CR15 = 1

Table 16. Asynchronous Latch Controlled Bus Read AC Characteristics

Symbol	Parameter		M58L\	N032C	Unit
Symbol			90	110	Offic
t <sub>AVLL</sub>	Address Valid to Latch Enable Low	Min	0	0	ns
t <sub>AVLH</sub>	Address Valid to Latch Enable High	Min	10	10	ns
tLHLL	Latch Enable High to Latch Enable Low	Min	10	10	ns
tLLLH	Latch Enable Low to Latch Enable High	Min	10	10	ns
t <sub>ELLL</sub>	Chip Enable Low to Latch Enable Low	Min	0	0	ns
tELLH	Chip Enable Low to Latch Enable High	Min	10	10	ns
t <sub>LLQX</sub>	Latch Enable Low to Output Transition	Min	0	0	ns
t <sub>LLQV</sub>	Latch Enable Low to Output Valid	Min	90	110	ns
t <sub>LHAX</sub>	Latch Enable High to Address Transition	Min	6	6	ns
t <sub>GLQX</sub>	Output Enable Low to Output Transition	Min	0	0	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid	Max	25	25	ns
t <sub>EHLX</sub>	Chip Enable High to Latch Enable Transition	Min	0	0	ns

Note: For other timings see Table 15, Asynchronous Bus Read Characteristics.

A1-A2 VALID VALID A3-A21 VALID tAVQVtELQVtELQXtAXQX Ē Ē **←** tAVQV1**→** tEHQZ-- tGLQV -← tGLQX → **←**tAXQX1**→** tEHQX → G tGHQZ tGHQX -DQ0-DQ15 OUTPUT OUTPUT

Figure 13. Asynchronous Page Read AC Waveforms

Note: Asynchronous Read CR15 = 1

Table 17. Asynchronous Page Read AC Characteristics

Symbol	Parameter		M58LW032C	Unit
Symbol	Farameter		90, 110	Offic
t <sub>AXQX1</sub>	Address Transition to Output Transition	Min	6	ns
t <sub>AVQV1</sub>	Address Valid to Output Valid	Max	25	ns

Note: For other timings see Table 15, Asynchronous Bus Read Characteristics.

4

AI06257





Figure 14. Asynchronous Write AC Waveform, Write Enable Controlled






Table 18. Asynchronous Write and Latch Controlled Write AC Characteristics, Write Enable Controlled.

Country of	Barrantan	M58LW032C	l locit		
Symbol	Parameter		90, 110	Unit	
t <sub>AVLH</sub>	Address Valid to Latch Enable High	Min	10	ns	
t <sub>AVWH</sub>	Address Valid to Write Enable High	Min	50	ns	
t <sub>DVWH</sub>	Data Input Valid to Write Enable High	Min	50	ns	
t <sub>ELWL</sub>	Chip Enable Low to Write Enable Low	Min	0	ns	
t <sub>ELLL</sub>	Chip Enable Low to Latch Enable Low	Min	0	ns	
t <sub>LHAX</sub>	Latch Enable High to Address Transition	Min	6	ns	
tLHGL	Latch Enable High to Output Enable Low	Min	95	ns	
t <sub>LHWH</sub>	Latch Enable High to Write Enable High	Min	0	ns	
t <sub>LLLH</sub>	Latch Enable low to Latch Enable High	Min	10	ns	
t <sub>LLWH</sub>	Latch Enable Low to Write Enable High	Min	50	ns	
t∨PHWH	Program/Erase Enable High to Write Enable High	Min	0	ns	
t <sub>WHAX</sub>	Write Enable High to Address Transition	Min	0	ns	
t <sub>WHBL</sub>	Write Enable High to Ready/Busy low	Max	500	ns	
t <sub>WHDX</sub>	Write Enable High to Input Transition	Min	0	ns	
twheh	Write Enable High to Chip Enable High	Min	0	ns	
t <sub>GHWL</sub>	Output Enable High to Write Enable Low	Min	20	ns	
twHGL	Write Enable High to Output Enable Low	Min	35	ns	
twhwL	Write Enable High to Write Enable Low	Min	30	ns	
t <sub>WLWH</sub>	Write Enable Low to Write Enable High	Min	70	ns	
t <sub>WLLH</sub>	Write Enable Low to Latch Enable High	Min	10	ns	




Figure 16. Asynchronous Write AC Waveforms, Chip Enable Controlled







Table 19. Asynchronous Write and Latch Controlled Write AC Characteristics, Chip Enable Controlled

Cumbal	Parameter	M58LW032C	Unit	
Symbol	Parameter		90, 110	Unit
t <sub>AVLH</sub>	t <sub>AVLH</sub> Address Valid to Latch Enable High		10	ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	Min	50	ns
t <sub>DVEH</sub>	Data Input Valid to Chip Enable High	Min	50	ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	Min	0	ns
t <sub>EHBL</sub>	Chip Enable High to Ready/Busy low	Max	500	ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	Min	0	ns
tEHWH	Chip Enable High to Write Enable High	Min	0	ns
t <sub>EHGL</sub>	Chip Enable High to Output Enable Low	Min	35	ns
t <sub>EHEL</sub>	HEL Chip Enable High to Chip Enable Low Mi		30	ns
t <sub>ELEH</sub>	EH Chip Enable Low to Chip Enable High		70	ns
t <sub>ELLH</sub>	Chip Enable Low to Latch Enable High Min		10	ns
tGHEL	Output Enable High to Chip Enable Low Min		20	ns
t <sub>LHAX</sub>	Latch Enable High to Address Transition M		6	ns
t <sub>LHGL</sub>	Latch Enable High to Output Enable Low	Min	35	ns
t <sub>LHEH</sub>	Latch Enable High to Chip Enable High	Min	0	ns
t <sub>LLLH</sub>	Latch Enable low to Latch Enable High Min		10	ns
t <sub>LLEH</sub>	Latch Enable Low to Chip Enable High Min		50	ns
tvpheh	Program/Erase Enable High to Chip Enable High Min		0	ns
t <sub>WLEL</sub>	Write Enable Low to Chip Enable Low	Min	0	ns
t <sub>WLLL</sub>	Write Enable Low to Latch Enable Low	Min	0	ns

Figure 18. Synchronous Burst Read AC Waveform



Note: Valid Clock Edge = Rising (CR6 = 1)






Figure 19. Synchronous Burst Read - Continuous - Valid Data Ready Output

Note: 1. Valid Data Ready = Valid Low during valid clock edge (CR8 = 0)

- 2. V= Valid output, NV= Not Valid output.
- 3. R is an open drain output with an internal pull up resistor of 1MΩ. Depending on the Valid Data Ready pin capacitance load an external pull up resistor must be chosen according to the system clock period.

Table 20. Synchronous Burst Read AC Characteristics

Symbol	Parameter	M58LW032C	Unit		
Syllibol	raidilletei		90, 110		
tavkh	Address Valid to Active Clock Edge	Min	7	ns	
t <sub>AVLH</sub>	Address Valid to Latch Enable High	Min	10	ns	
telkh	Chip Enable Low to Active Clock Edge	Min	10	ns	
t <sub>ELLH</sub>	Chip Enable Low to Latch Enable High	Min	10	ns	
tGLKH	Output Enable Low to Valid Clock Edge	Output Enable Low to Valid Clock Edge Min			
t <sub>KHAX</sub>	Valid Clock Edge to Address Transition	5	ns		
tKHLL	Valid Clock Edge to Latch Enable Low	Min	0	ns	
tkhlh	Valid Clock Edge to Latch Enable High	0	ns		
t <sub>KHQX</sub>	Valid Clock Edge to Output Transition	Min	3	ns	
tLLKH	Latch Enable Low to Valid Clock Edge	Min	6	ns	
t <sub>LLLH</sub>	Latch Enable Low to Latch Enable High	7	ns		
t <sub>KHQV</sub>	Valid Clock Edge to Output Valid	15	ns		
t <sub>QVKH</sub>	Output Valid to Active Clock Edge	5	ns		
t <sub>RLKH</sub>	Valid Data Ready Low to Valid Clock Edge	Min	5	ns	

Note: For other timings see Table 15, Asynchronous Bus Read Characteristics.

4





Figure 20. Reset, Power-Down and Power-up AC Waveform

Table 21. Reset, Power-Down and Power-up AC Characteristics

Symbol	Parameter		M58LV	V032C	Unit	
Symbol	Farameter	е				
t <sub>PHQV</sub>	Reset/Power-Down High to Data Valid	130	150	ns		
t <sub>PLPH</sub>	Reset/Power-Down Low to Reset/Power-Down High	100	100	ns		
t <sub>PLRH</sub>	Reset/Power-Down Low to Ready High	30	30	μs		
tvdhph	Supply Voltages High to Reset/Power-Down High	0	0	μs		

## **PACKAGE MECHANICAL**

Figure 21. TSOP56 - 56 lead Plastic Thin Small Outline, 14 x 20 mm, Package Outline



Note: Drawing is not to scale.

Table 22. TSOP56 - 56 lead Plastic Thin Small Outline, 14 x 20 mm, Package Mechanical Data

Symbol		mm			inches			
Symbol	Тур	Min	Max	Тур	Min	Max		
А			1.20			0.0472		
A1		0.05	0.15		0.0020	0.0059		
A2		0.95	1.05		0.0374	0.0413		
В		0.17	0.27		0.0067	0.0106		
С		0.10	0.21		0.0039	0.0083		
D		19.80	20.20		0.7795	0.7953		
D1		18.30	18.50		0.7205	0.7283		
E		13.90	14.10		0.5472	0.5551		
е	0.50	-	-	0.0197	-	_		
L		0.50	0.70		0.0197	0.0276		
α		0°	5°		0°	5°		
N		56			56			
СР			0.10			0.0039		




Figure 22. TBGA64 10x13mm - 8x8 ball array, 1mm pitch, Package Outline


Note: Drawing is not to scale.

Table 23. TBGA64 10x13mm - 8x8 ball array, 1mm pitch, Package Mechanical Data

Symbol		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1	0.300	0.200	0.350	0.0118	0.0079	0.0138
A2			0.850			0.0335
b		0.400	0.500		0.0157	0.0197
D	10.000	9.900	10.100	0.3937	0.3898	0.3976
D1	7.000	-	_	0.2756	-	-
ddd			0.100			0.0039
е	1.000	-	-	0.0394	_	_
E	13.000	12.900	13.100	0.5118	0.5079	0.5157
E1	7.000	-	-	0.2756	-	_
FD	1.500	-	_	0.0591	_	-
FE	3.000	_	_	0.1181	_	-
SD	0.500	-	-	0.0197	_	_
SE	0.500	_	_	0.0197	_	_

#### **PART NUMBERING**

### **Table 24. Ordering Information Scheme**



Blank = Standard Packing

T = Tape & Reel Packing

E = Lead-free Package, Standard Packing

F = Lead-free Package, Tape & Reel Packing

Note: Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

4

# **APPENDIX A. BLOCK ADDRESS TABLE**

Table 25. Block Addresses

Table 25. Block Addresses						
Block Number	Address Range (x16 Bus Width)					
32	1F0000h-1FFFFFh					
31	1E0000h-1EFFFFh					
30	1D0000h-1DFFFFh					
29	1C0000h-1CFFFFh					
28	1B0000h-1BFFFFh					
27	1A0000h-1AFFFFh					
26	190000h-19FFFFh					
25	180000h-18FFFFh					
24	170000h-17FFFFh					
23	160000h-16FFFFh					
22	150000h-15FFFFh					
21	140000h-14FFFFh					
20	130000h-13FFFFh					
19	120000h-12FFFFh					
18	110000h-11FFFFh					
17	100000h-10FFFFh					
16	0F0000h-0FFFFh					
15	0E0000h-0EFFFFh					
14	0D0000h-0DFFFFh					
13	0C0000h-0CFFFFh					
12	0B0000h-0BFFFFh					
11	0A0000h-0AFFFFh					
10	090000h-09FFFFh					
9	080000h-08FFFFh					
8	070000h-07FFFh					
7	060000h-06FFFFh					
6	050000h-05FFFFh					
5	040000h-04FFFFh					
4	030000h-03FFFFh					
3	020000h-02FFFFh					
2	010000h-01FFFFh					
1	000000h-00FFFFh					



#### APPENDIX B. COMMON FLASH INTERFACE - CFI

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the de-

vice, enabling the software to upgrade itself when necessary.

When the CFI Query Command (RCFI) is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 26, 27, 28, 29, 30 and 31 show the addresses used to retrieve the data.

**Table 26. Query Structure Overview** 

Offset	Sub-section Name	Description
00h		Manufacturer Code
01h		Device Code
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing and voltage information
27h	Device Geometry Definition	Flash memory layout
P(h) <sup>(1)</sup>	Primary Algorithm-specific Extended Query Table	Additional information specific to the Primary Algorithm (optional)
A(h) <sup>(2)</sup>	Alternate Algorithm-specific Extended Query Table	Additional information specific to the Alternate Algorithm (optional)
(SBA+02)h	Block Status Register	Block-related Information

Note: 1. Offset 15h defines P which points to the Primary Algorithm Extended Query Address Table.

2. Offset 19h defines A which points to the Alternate Algorithm Extended Query Address Table.

3. SBA is the Start Base Address for each block.

Table 27. CFI - Query Address and Data Output

Address A21-A1	Data		Instruction	
10h	51h	"Q"	51h; "Q"	
11h	52h	"R"	Query ASCII String 52h; "R"	
12h	59h	"Y"	59h; "Y"	
13h	01	h	Primary Vendor:	
14h	00	h	Command Set and Control Interface ID Code	
15h	31	h	Drimony algorithm autonded Overy Address Tables D/b	
16h	00	h	Primary algorithm extended Query Address Table: P(h)	
17h	00	h	Alternate Vendor:	
18h	00h		Command Set and Control Interface ID Code	
19h	00h			
1Ah <sup>(2)</sup>	00	h	Alternate Algorithm Extended Query address Table	

Note: 1. Query Data are always presented on DQ7-DQ0. DQ15-DQ8 are set to '0'.

2. Offset 19h defines A which points to the Alternate Algorithm Extended Query Address Table.

47/

Table 28. CFI - Device Voltage and Timing Specification

Address A21-A1	Data	Description	
1Bh	27h <sup>(1)</sup>	V <sub>DD</sub> Min, 2.7V	
1Ch	36h <sup>(1)</sup>	V <sub>DD</sub> max, 3.6V	
1Dh	00h <sup>(2)</sup>	V <sub>PP</sub> min – Not Available	
1Eh	00h <sup>(2)</sup>	V <sub>PP</sub> max – Not Available	
1Fh	04h	2 <sup>n</sup> μs typical time-out for Word, DWord prog – Not Available	
20h	08h	2 <sup>n</sup> μs, typical time-out for max buffer write	
21h	0Ah	2 <sup>n</sup> ms, typical time-out for Erase Block	
22h	00h <sup>(3)</sup>	2 <sup>n</sup> ms, typical time-out for chip erase – Not Available	
23h	04h	2 <sup>n</sup> x typical for Word Dword time-out max – Not Available	
24h	04h	2 <sup>n</sup> x typical for buffer write time-out max	
25h	04h	2 <sup>n</sup> x typical for individual block erase time-out maximum	
26h	00h <sup>(3)</sup>	2 <sup>n</sup> x typical for chip erase max time-out – Not Available	

Note: 1. Bits are coded in Binary Code Decimal, bit7 to bit4 are scaled in Volts and bit3 to bit0 in mV.

**Table 29. Device Geometry Definition** 

Address A21-A1	Data	Description			
27h	16h	n where 2 <sup>n</sup> is number of bytes memory Size			
28h	01h	Device Interface			
29h	00h	Organization Sync./Async.			
2Ah	05h	Mariana and hate is Weite Duffer Of			
2Bh	00h	Maximum number of bytes in Write Buffer, 2 <sup>n</sup>			
2Ch	01h	Bit7-0 = number of Erase Block Regions in device			
2Dh	1Fh	Number (n-1) of Erase Blocks of identical size; n=64			
2Eh	00h	Number (II-1) of Erase Blocks of Identical Size, II=04			
2Fh	00h	Erase Block Region Information			
30h	02h	x 256 bytes per Erase block (128K bytes)			



<sup>2.</sup> Bit7 to bit4 are coded in Hexadecimal and scaled in Volts while bit3 to bit0 are in Binary Code Decimal and scaled in 100mV.

<sup>3.</sup> Not supported.

Table 30. Block Status Register

Address A21-A1		Data	Selected Block Information
(BA+2)h <sup>(1)</sup>	bit0	0	Block UnProtected
	Dito	1	Block Protected
	bit1	0	Last erase operation ended successfully (2)
	Diti	1	Last erase operation not ended successfully (2)
	bit7-2	0	Reserved for future features

Note: 1. BA specifies the block address location, A21-A17.
2. Not Supported.

**Table 31. Extended Query information** 


Address offset	Address A21-A2	Data x16 Bus		Description
(P)h	31h	50h	"P"	
(P+1)h	32h	52h	"R"	Query ASCII string - Extended Table
(P+2)h	33h	49h	"I"	
(P+3)h	34h	31	h	Major version number
(P+4)h	35h	31	h	Minor version number
(P+5)h	36h	CE	Ēh	Optional Feature: (1=yes, 0=no)
(P+6)h	37h	01	h	bit0, Chip Erase Supported (0=no) bit1, Suspend Erase Supported (1=yes)
(P+7)h	38h	00	)h	bit2, Suspend Program Supported (1=yes) bit3, Protect/UnProtect Supported (1=yes)
(P+8)h	39h	00h		bit4, Queue Erase Supported (0=no) bit5, Instant Individual Block locking (0=no) bit6, Protection bits supported (1=yes) bit7, Page Read supported (1=yes) bit8, Synchronous Read supported (1=yes) bits 9 to 31 reserved for future use
(P+9)h	3Ah	01h		Function allowed after Suspend: Program allowed after Erase Suspend (1=yes) Bit 7-1 reserved for future use
(P+A)h	3Bh	01h		Block Status Register
(P+B)h	3Ch	00h		bit0, Block Protect Bit status active (1=yes) bit1, Block Lock-Down Bit status active (not available) bits 2 to 15 reserved for future use
(P+C)h	3Dh	33	Bh	V <sub>DD</sub> OPTIMUM Program/Erase voltage conditions
(P+D)h	3Eh	00	)h	V <sub>PP</sub> OPTIMUM Program/Erase voltage conditions
(P+E)h	3Fh	01	h	OTP protection: No. of protection register fields
(P+F)h	40h	80	)h	Protection Register's start address, least significant bits
(P+10)h	41h	00	)h	Protection Register's start address, most significant bits
(P+11)h	42h	03	Bh	n where 2 <sup>n</sup> is number of factory reprogrammed bytes
(P+12)h	43h	03	Bh	n where 2 <sup>n</sup> is number user programmable bytes
(P+13)h	44h	03h		Page Read: 2 <sup>n</sup> Bytes (n = bits 0-7)
(P+14)h	45h	03h		Synchronous mode configuration fields
(P+15)h	46h	01h		n where 2 <sup>n+1</sup> is the number of Words for the burst Length = 4
(P+16)h	47h	02	2h	n where $2^{n+1}$ is the number of Words for the burst Length = 8
(P+17)h	48h	07	'n	Burst Continuous

Note: 1. Bit7 to bit4 are coded in Hexadecimal and scaled in Volt while bit3 to bit0 are in Binary Code Decimal and scaled in mV.



### **APPENDIX C. FLOW CHARTS**

Figure 23. Write to Buffer and Program Flowchart and Pseudo Code







Figure 24. Program Suspend & Resume Flowchart and Pseudo Code



Figure 25. Erase Flowchart and Pseudo Code



Note: 1. If an error is found, the Status Register must be cleared (Clear Status Register Command) before further Program or Erase operations.




Figure 26. Erase Suspend & Resume Flowchart and Pseudo Code



Figure 27. Block Protect Flowchart and Pseudo Code




Figure 28. Blocks Unprotect Flowchart and Pseudo Code





Figure 29. Protection Register Program Flowchart and Pseudo Code



Note: PR = Protection Register





Figure 30. Command Interface and Program Erase Controller Flowchart (a)






Figure 32. Command Interface and Program Erase Controller Flowchart (c).

# **REVISION HISTORY**

**Table 32. Document Revision History** 

Date	Version	Revision Details
11-Mar-2002	-01	First Issue (Data Brief)
10-Jul-2002	-02	Document expanded to full Product Preview
06-Aug-2002	2.1	Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 02 equals 2.0).  Word Effective Programming Time modified. Program Write Buffer and Block Erase Time parameters modified in Table 9. Speed Class 90ns added. VDD, VDDQ, VSS and VSSQ signal descriptions modified.
02-Sep-2002	2.2	Figure 12, Asynchronous Latch Controlled Bus Read AC Waveforms, modified.
16-Dec-2002	2.3	REVISION HISTORY moved to after the appendices. Table 9, Program, Erase Times and Program Erase Endurance Cycles table modified. All DU connections changed to NC in Table 4, TBGA64 Connections (Top view through package). V <sub>IL</sub> max and V <sub>IH</sub> min modified in Table 14, DC Characteristics. Block Protect setup command address modified in Table 5, Commands. Data and Descriptions clarified in CFI Table 31, Extended Query information.
29-Apr-2003	3.0	Document promoted to full datasheet. Summary Description clarified, Bus Operations clarified, Smart Protection added, Read Modes section added, Status Register and Configuration Register bit nomenclature modified, V <sub>PEN</sub> Invalid Error clarified in Flowcharts. Lead-free packing options added to Ordering Information Scheme.

47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

